In this paper we propose to extend VHDL with entity overloading. With minimal change in the existing VHDL, entity overloading provides strong support for mixed-signal, mixed-level, and mixed-domain abstractions. It is particularly promising for resolving some issues related to analog extension of VHDL. Furthermore, we show that entity overloading can be combined with certain modeling rules to obtain a polymorphic netlist.