JISE

[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15]

Journal of Information Science and Engineering, Vol. 27 No. 5, pp. 1712-1727

A Low-Memory Address Translation Mechanism for Flash-Memory Storage Systems

CHIN-HSIEN WU, CHEN-KAI JAN⁺ AND TEI-WEI KUO⁺⁺
Department of Electronic Engineering
National Taiwan University of Science and Technology
Taipei, 106 Taiwan
⁺Department of Electrical Engineering
Chang Gung University
Taoyuan, 333 Taiwan
⁺⁺Department of Computer Science and Information Engineering
National Taiwan University
Taipei, 106 Taiwan

While flash-memory has been widely adopted for various embedded systems, the performance of address translation has become a critical issue for the design of flash translation layers. The aim of this paper is to improve the performance of existing designs by proposing a caching mechanism for efficient address translation. A replacement strategy with low-time complexity and low-memory requirements is proposed to cache the most recently used logical addresses. According to the experiments, the proposed method has shown its efficiency in the reducing of the address translation time.

Keywords: rflash memory, caching mechanism, embedded systems, storage systems, low memory

Retrieve PDF document (JISE_201105_12.pdf)