JISE

[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20]

Journal of Information Science and Engineering, Vol. 24 No. 3, pp. 981-991

A Register Array Based Low Power FFT Processor for Speech Recognition

Gin-Der Wu and Ying Lei
Department of Electrical Engineering
National Chi Nan University
Puli, 545 Taiwan

Fast Fourier Transform (FFT) plays an important role in the field of digital signal processing. High performance FFT processors are widely used in different application, such as speech processing, image processing, and communication system. In this paper, we proposed a novel register array based low power FFT processor for Mel Frequency Cepstral Coefficient (MFCC). Compared with [9-12], this novel architecture can reduce more power consumption. This approach is very attractive for the speech feature extraction of MFCC.

Keywords: digital signal processing, FFT processor, register array, low power, Mel Frequency Cepstral Coefficient (MFCC)

Retrieve PDF document (JISE_200803_20.pdf)