Compact Test Generation Using a Frozen Clock Testing Strategy
Elizabeth M. Rudnick and Miron Abramovici+ Center for Reliable and High-Performance Computing University of Illinois Urbana, IL, U.S.A. Lucent Echnologies Murray Hill, NJ, U.S.A.
Test application time is an important factor in the overall cost of VLSI chip testing. We present a new ATPG approach to generating compact test sequences for sequential circuits. Our approach combines a conventional ATPG algorithm, a technique based on the frozen clock testing strategy, and a dynamic compaction method based on a genetic algorithm. The frozen clock strategy temporarily suspends the sequential behavior of the circuit by stopping its clock and applying several vectors to increase the number of faults detected without changing the circuit state. Results show that test sets generated using the new approach are more compact than those generated by previous approaches for many circuits.