JISE

[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19]

Journal of Information Science and Engineering, Vol. 25 No. 6, pp. 1839-1853

Efficient Header Classification Architecture for Network Intrusion Detection

WEN-JYI HWANG AND CHIEN-MIN OU^*
Department of Computer Science and Information Engineering
National Taiwan Normal University
Taipei, 117 Taiwan
^*Department of Electronics Engineering
Ching Yun University
Chungli, 320 Taiwan

In this paper, an efficient FPGA-based header classification circuit is proposed for network intrusion detection system (NIDS). The circuit is based on simple shift registers and symbol encoders for the fast packet header classification in hardware. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.

Keywords: network intrusion detection system, FPGA implementation, pattern matching, header classification architecture, shift-or algorithm

Retrieve PDF document (JISE_200906_11.pdf)